 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Dual-Channel, 14-Bit CCD Signal Processor with Precision TimingTM Core AD9973 FEATURES 1.8 V analog and digital core supply voltage Serial data link with reduced range LVDS outputs Correlated double sampler (CDS) with -3 dB, 0 dB, +3 dB, +6 dB gain 6 dB to 42 dB, 10-bit variable gain amplifier (VGA) 14-bit, 65 MHz analog-to-digital converter Black level clamp with variable level control Complete on-chip timing generator Precision Timing core with 240 ps resolution @ 65 MHz On-chip 3 V horizontal and RG drivers 6 mm x 6 mm, 84-ball CSP_BGA package GENERAL DESCRIPTION The AD9973 is a highly integrated dual channel CCD signal processor for high speed digital video camera applications. Each channel is specified at pixel rates of up to 65 MHz, and consists of a complete analog front end with analog-to-digital conversion, combined with a programmable timing driver. The Precision Timing core allows adjustment of high speed clocks with 240 ps resolution at 65 MHz operation. The AD9973 also contains a reduced range LVDS interface for the dual-channel data outputs. Each analog front end (AFE) includes black level clamping, CDS, VGA, and a 65 MSPS, 14-bit analog-to-digital converter. The timing driver provides the high speed CCD clock drivers for RG, HL, and H1 to H4. Operation is programmed using a 3-wire serial interface. Packaged in a space-saving 6 mm x 6 mm, 84-ball CSP_BGA, the AD9973 is specified over an operating temperature range of -25C to +85C. APPLICATIONS Professional HDTV camcorders Professional, high-end digital cameras Broadcast cameras Industrial high speed cameras FUNCTIONAL BLOCK DIAGRAM REFT_A REFB_A REFT_B REFB_B AD9973 CCDINP_A CDS CCDINM_A VREF_A VREF_B DOUT0P_A DOUT0N_A DOUT1P_A DOUT1N_A TCLKP_A TCLKN_A DOUT0P_B DOUT0N_B DOUT1P_B DOUT1N_B TCLKP_B TCLKN_B VGA -3dB, 0dB, +3dB, +6dB 6dB ~ 42dB ADC REDUCED RANGE LVDS INTERFACE CLAMP CLAMP CCDINP_B CDS CCDINM_B 1.8V OUTPUT -3dB, 0dB, +3dB, +6dB VGA 6dB ~ 42dB ADC LDO_OUT_A LDO A INTERNAL CLOCKS LDO_OUT_B 1.8V OUTPUT LDO B RG_A RG_B HLA, H1A TO H4A 5 HORIZONTAL DRIVERS PRECISION TIMING CORE CLI_A CLI_B HLB, H1B TO H4B 5 SYNC GENERATOR INTERNAL REGISTERS SCK_A SCK_B 06055-001 HL_A HL_B HD_A VD_A HD_B VD_B SL_A SDATA_A SL_B SDATA_B Figure 1. For more information about the AD9973, contact Analog Devices, Inc. via email at afe.ccd@analog.com. Rev. SpA Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 (c)2006-2007 Analog Devices, Inc. All rights reserved. AD9973 NOTES (c)2006-2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06055F-0-3/07(SpA) Rev. SpA | Page 2 of 2 |
Price & Availability of AD9973
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |